

Amendments to the Drawings:

The attached sheets of drawings includes changes to Figures 2, 3, 4, 8, 10, and 13. These sheets replace the original sheets. In Figure 2, additional, erroneous lines are removed. In Figure 3, a structure is identified as "17" that was missing a label. In Figure 4, the identifier "12" has been added. In Figure 8, a missing line in the lower right capacitor in the Figure has been added. In Figure 10, extraneous identifier "124" has been deleted. In Figure 13, the chart title has been amended.

Attachments: Replacement Sheets


Annotated Sheets Showing Changes

Remarks

By this paper, the specification has been amended in paragraphs 3, 5, 9, 10, 60, 67, 69, 71, 73, 77, 92, and 93. Figures 2, 3, 4, 8, 10, and 13 are also amended. No new matter is being introduced.

Respectfully submitted,

Planar Systems, Inc.

By 
John R. Thompson
Registration No. 40,842

STOEL RIVES LLP
One Utah Center Suite 1100
201 S Main Street
Salt Lake City, UT 84111-4904
Telephone: (801) 328-3131
Facsimile: (801) 578-6999

3/25




FIG. 2

4/25




FIG. 3

5/25




FIG. 4

[illegible]

FIG. 8

11/25





FIG. 10

14/25



Dark Current and Photocurrent vs Gate Voltage (V_{bias}) at $V_{ds} (=V_{bias1})+5V$ for a-Si TFT with $W/L = 200 \mu m/6 \mu m$

FIG. 13